Abstract-Envelope Tracking (ET) is a technique designed to enhance the efficiency of Radio Frequency Power Amplifiers (RF PA). It is based on providing the voltage to the RF PA with variations that mimic the shape of the envelope of the communications signal that the RF PA is processing. As the bandwidth of these signals can be around several MHz, the switching frequency of the switching mode power supply designed for ET applications has to be very high. The good switching characteristics of Gallium Nitride devices makes them suitable for this applications
I. INTRODUCTION
The simultaneous phase and envelope variations, typical of spectrally efficient wireless communication standards, require using back-offed linear RF PAs, which are unavoidably power inefficient. In order to increase the efficiency of these systems, a technique called Envelope Tracking (ET), can be applied. Several implementations and theoretical analysis of this technique can be found in the literature [1] - [3] .
In order to explain how the Envelope Tracking works, a brief introduction will be presented here. Figure 1 shows the basic architecture of a this technique. The DC/DC converter that provides power to the RF PA is often known as envelope modulator. The key point is that the voltage provided to the RF PA varies trying to match the envelope of the communication signal. As the voltage in the drain of the main transistor of the RF PA is varying along the envelope signal by means of the output voltage of the envelope modulator, the voltage drop in the power transistor of the RF PA is low and, therefore, the efficiency increases. In RF terminology, the RF PA operates always near compression, which is where it presents its highest efficiency.
Regarding the overall efficiency, one of the most critical parts is the Envelope Amplifier. In order to keep its efficiency high, a switching-mode DC/DC converter is often used [4] - [9] . However the bandwidth and slew-rate requirements imposed by the communication signals usually surpass the capabilities of standard DC/DC converters. In order to solve that, combination of switching mode DC/DC converters with linear stages have been proposed [10] - [13] . The use of linear stages can be avoided or minimized if higher switching frequencies are used in DC/DC converters. Here, gallium nitride devices for power supplies are an enabling technology. Their low values of on-state resistance and parasitic capacitances make them a good option to act as the controlled switching devices of DC/DC converters.
In this paper, a 8 MHz Buck converter cell using a GaN HEMT (High Electron Mobility Transitor) is presented. This cell is made up of the transistor itself and the freewheeling diode, along with an isolator and the driver for the transistor. Bypass capacitors are added to stabilize the input voltage to the cell converter. This cell can be combined with more similar cells, different output filters and voltage selection networks to build different DC/DC converters. This paper is organized as follows: Section II shows the basic design of the Buck cell and the different arrangements that can be made to build a DC/DC converter with it. The control system will be briefly explained in section III. Experimental results are shown in section IV. Finally, conclusions are addressed in section V.
II. BUCK CELL DESIGN AND CONVERTER

TOPOLOGIES
The cornerstone of the DC/DC converters presented in this paper is the switching cell presented in Fig.2 . It is formed by the active switch, a normally-off GaN HEMT, its driving circuitry, the freewheeling diode, which is a Si Schottky diode with very low parasitic capacitances, and a set of bypass capacitors (C bypass ). In order to achieve a switching frequency of 8 MHz a careful layout of the switching cell circuit board has to be designed. Special attention should be paid to the path between the transistor, the diode and the common node, labelled CM in Fig.2 . The path from the driver to the gate of the transistor and its return paths must be carefully routed. As the selected driver is the LM5114 from Texas instruments, different resistors for the turn off and turn on of the transistor can be used. The purpose of this resistor is to damp the oscillations on the gate of the transistor. Advice for using these devices at high frequencies can be found in [14] . The power supply to the driver is provided through a common mode choke and bypass capacitors to provide good decoupling.
This basic cell can be combined in several ways to improve the bandwidth achieved and the efficiency of the system. Figure 3 shows the different ways in that the cells are combined. The first one is a Two-phase Buck converter, represented in Fig.3a . The cancellation of ripple obtained with the multiphase operation allows increasing the bandwidth of the filter [15] .
A variation of Two-phase Buck converter is shown in Fig.3b . As in the previous case, both terminals CM 1 and CM 2 have been connected together. However, this common point has not been connected to ground in this case, but to a offset voltage selected by the MOSFET transistors labelled M OSF ET 2 , M OSF ET 1 converter based on GaN devices, which is switching at high, constant frequency. On the other hand, the MOSFETs are standard Si devices which select the proper offset voltage at low, variable frequency, depending on the waveform to be reproduced, just as in [13] . The voltage waveforms at the input of the filter are the same as in the Multiple Input Buck Converter, formerly presented in [8] . In summary, the offset voltage provides a coarse representation of the waveform to be reproduced, while the high switching frequency cell provides a fine adjustment of that waveform. This allows that the high frequency switching cells do not process all the power, thus increasing the overall efficiency. This implementation can be called Floating Two-phase Buck.
III. CONTROL
A. Filter Design
All the converters presented in this paper operate in open loop to maximize the bandwidth achieved, which will be limited by the output filter. In order to achieve linearity between the control command (in this case the duty cycle) and the output voltage, Continuous Conduction Mode (CCM) operation must be guaranteed. It should be noted that the current through inductors L 1a and L 1b can reach zero in both converters, in the case of the Floating Two-phase Buck only when the offset voltage is zero. So in this conditions both converters behave in the same way.
The study of Buck converter with a filter with a desired output transfer function was studied in [16] and its extension to two phase converter was described in [17] . In order to synthesize the desired transfer function the first inductor must be splitted in two, placed in paralell, according to the following equation:
where
The continuous conduction mode will be determined in steady state by the dimensionless parameter k, first defined in [18] . In the case of the standard Buck converter this parameter is:
where L is the inductor of the Buck, R L is the load of the converter and T s is the switching period. A Buck converter will always operate in CCM for k ≥ 1 (regardless of the duty cycle). The same conclusion can be applied to the converters presented in this paper. Thus, in a Two-phase Buck converter, each inductor carries half of the current. Therefore, equation (2) can be rewritten as:
By merging equations (3) and (1) and rearranging terms, the following equation is obtained:
where l 1 is the normalized value of the first inductor of the filter, f s is the switching frequency and f c is the cut-off frequency of the filter. Taking into account that the converter will operate in CCM in steady state for k 2 phases ≥ 1 the following condition is obtained:
The effect of the multiphase operation can be modelled using superposition theorem and taking into account that both phases will have the same output voltage with a delay equal to the switching period divided by the number of phases. This approach can be found in [15] . In the case of a Buck converter with two phases, the transfer function between the input voltage, V sw1 , and the output of the filter, V RL , is:
where G f ilter (s) is the transfer function of the filter and T s the switching period. The term G multi (s) models the effect of the multiphase operation and introduces a notch at the switching frequency, providing enough rejection of this frequency component. However, when the duty cycle is modulated by a signal with a certain bandwidth, some frequency components appear around the switching frequency harmonics [19] . The output filter has to reject all the unwanted components around the switching frequency, so the cut-off frequency of the filter has to be selected to reject the frequency components below the switching frequency, while the switching frequency component will be rejected by the aforementioned notch.
In this paper, no optimization is presented about the filter type, the relationship between the cut-off frequency, the switching frequency and the signal used to modulate the PWM signal. A fourth order Bessel filter with a cut-off frequency of 3.5 MHz has been selected after some experimental tries. The switching frequency is 8 MHz. Therefore, equation (5) is fulfilled. A Bessel type filter was selected because of the absence of overshoot in its step response [20] .
B. Digital Pulsewidth Modulator
In order to achieve a good duty cycle resolution and high switching frequency (8 MHz), a Digital Pulsewidth Modulator (DPWM) is employed. This DPWM is a Hybrid DPWM with a delay line based in the carry-chain lines of the FPGAs. This kind of DPWM is described in [21] . The design is a 8 MHz, 10 bit resolution DPWM. A brief scheme of the DPWM is shown in Fig.4 , being N the number of bits used to control the DPWM. The FPGA clock is used to generate 4 clocks at the switching frequency, each one with 90 o outphasing. The first one, labelled with 0 in Fig.4 , activates a Set/Reset flip-flop which drives de PWM signal. The duty cycle modulation is controlled by the reset signal of this flip-flop, which is a delayed version of the activation signal. This delay is controlled by the duty cycle command with two mechanisms. The fist one is a coarse adjustment with 25% steps. This delay is generated by the outphased switching frequency clocks and it is selected by the two most significant bits of the duty cycle command. The fine In the case of the Floating Two-phase Buck, the resolution is lowered to 8 bit because the two more significant bits will select the offset voltage of the switching stage. If the offset voltage change takes place when the duty cycle is above 50%, then the offset selection signal must be synchronized so the offset voltage occurs when signal P W M 180 (see Figs. 4 and 5) is low. This allows a better transition between levels, since the offset does not change when one of the high frequency switches is in on state. This problem only occurs with duty cycles above 50% because the delayed signal is on when the next cycle of the leading signal starts a new cycle. The way the offset voltage level changes is quite simple. The two most significant bits control the offset voltage level. When the duty cycle command reaches the duty cycle limit, a constant value is added to the duty cycle command so the lower bits change to the minimum duty cycle safely achievable while the two most significant bits changes to the next offset voltage level. For example, when the offset voltage level is set to 0 and the duty cycle command reaches the limit D max0 , then constant k 1 is added. Following the same process, when the duty cycle command reaches D max1 , a constant k 2 should be added to change to the highest offset level.
Values D max0 , D max1 , k 1 and k 2 are selected in such a way that Duty P W M changes from the maximum value to the minimum. In order to clarify this, let us suppose that the offset voltage is zero and the duty cycle command is the maximum. The duty cycle command is described by the following equation:
"00" being the most significant bits of Duty command . In this situation no modification has to be done and Duty P W M , which controls the actual switching signal of the HEMTs and the MOSFETs (see Fig.5 ), is:
Suppose that the Duty command is increased in one unity:
then constant k 1 must be added in such a way that the duty applied to the HEMTs (Duty P W M ) is equal to the minimum duty cycle (D min ) and the offset voltage selection changes to V g1 :
(10) Then the two most significant bits of Duty P W M control the offset level and the lower bits control the PWM modulator so a switching signal with the minimum duty cycle is generated. This allows the correct driving of the HEMTs, since the isolator and the driver will determine the minimum and maximum achievable duty cycles (around 10% and 90%). This value will have influence in the actual values of the different voltage sources (V g f loat , V g1 , V g2 ) in the Floating Two-phase Buck.
C. Considerations about the input voltages to the Floating Two-phase Buck
When using the Floating Two-phase Buck, it is important to maintain the linearity between the duty cycle and In order to study that, let us call ∆D the minimum change in duty cycle corresponding to the HEMTs. When the converter is forced to change its output voltage without changing the offset level, then the minimum output voltage change ∆V out will be:
where V g f loat is the input voltage of the high frequency switching stage (see Fig.3b ).
The practical duty cycle range that can be achieved taking into account the actual DPWM resolution and the driver characteristics is narrower than the theoretical one (0% to 100%). This duty cycle range will extend from D min to D max . So, if an increase of ∆D takes place when the duty cycle is already D max and M OSF ET 0 is on (thus no offset level is applied), then the control circuitry must modify the duty cycle corresponding to the HEMTs and modify the state of the MOSFETs (turning off M OSF ET 0 and turning on M OSF ET 1 ). Therefore:
If the change in ∆D takes place when the offset level is V g1 , then the offset voltage will change by turning off M OSF ET 1 and turning on M OSF ET 2 . The duty cycle to the HEMTs will also change. Therefore:
Rearranging terms in equations (12) and (13) yields: (14) and
It should be noted that if (14) and (15) are satisfied, the full range of the output voltage can be achieved. This range goes from
As the duty cycle resolution is very fine, the variation in the output voltage due to ∆D is very small and a good approximation of equations (14) and (15) is:
and
The duty cycle modifications necessary to perform the transition described by equations (12) and (13) are easily carried out in a digital way an it is described in section III-B. Figure 6 shows how the transition works. The voltage produced by the high frequency switching cells are shown in this figure (labelled V SW 1 and V SW 2 ), along with the offset voltage (V of f set ) and the output voltage V out . 
IV. EXPERIMENTAL RESULTS
A prototype of the switching cell has been built using EPC2015 GaN HEMT from Efficient Power Conversion Corporation. This is a normally off device. Two MSS1P3L from Vishay were placed in parallel acting as the freewheeling diode. The GaN transistor is driven by the LM5114 IC from Texas Instruments. The turn-off resistor is 1.8 Ω while the turn-on resistor has been removed and replaced with a short circuit. The gate of the transistor is driven using a 5 V square signal. The resistor is placed to avoid overshoot and ringing, since the maximum gate voltage is 6 V. The control signals from the FPGA are translated to the driver using an IL610 digital isolator. The switching frequency is 8 MHz.
The offset voltage selection network is based around IPD135 MOSFETS driven with EL7156 drivers and IL610 digital isolators.
The control is built using a Virtex-4 FPGA from Xilinx. The reference signal is taken with a THS1030 analog to digital converter. The FPGA will apply the switching signals with the correct duty cycle and outphasing to the Two-phase Buck converter. It also generates the control signals to the offset voltage selection network.
The output filter of both converters is a Bessel filter with a cut-off frequency of 3.5 MHz, adapted to a 5.2 Ω load. This is the resistive load that was used throughout the tests. The filter uses iron powder cores 20  24  28  32  36  40  44  48  52  56  60  64  68  72  76  80  84  88  92 The transition between levels in the case of the Floating Two-phase converter can be seen in Fig.8 . It can be seen how they are very similar to the theoretical ones represented in Fig.6 . This shows how the linearity between the duty cycle command and the output voltage is maintained in spite of the transition of the levels.
Regarding the output voltage ripple it was measured for both converters at the same output voltage (5 V). This voltage was selected so neither of the converters is operating with swithing waveforms with a duty cycle of 50% as it is known that at this duty cycle there is a ripple cancellation for two phase converters [22] . The Floating Two-phase converter operates with an offset of 0 V. The ripple was around 0.4% for the Two-phase converter and 0.2% for the Floating Two-phase one. This low value is caused by the output filter and the multiphase operation. The difference in between both In order to check the beaviour of the converters as envelope modulators two test were done, first both converters were commanded to reproduce a step from 5 V to 10 V in the output voltage. This step response can be seen in Fig.9a for the Two-phase Buck converter and in Fig. 9b for the Floating Two-phase Buck. In both cases the output filter is a Bessel one, the cut-off frequency being 4 MHz in the case of the Two-phase Buck and 3.5 MHz in the Floating Two-phase Buck converter. The slew rate achieved was around 100 V /µs for both converters since it is mostly determined by the output filter.
The second test was to reproduce a real communications envelope. A test using a envelope signal, plus a DC offset for the WCDMA standard was also carried out. This DC offset has been added to it so the output voltage does not reach zero. The offset does not affect the bandwidth of the envelope signal that it is around 3 MHz. Results can be seen in Fig.9c for the Two-phase buck converter and in Fig.9d for the Floating Two-phase Buck. It can be seen how the envelope is reproduced with minor errors. This errors are slightly more significant in the case of the Floating Two-phase due to the transients between levels. The efficiency with this kind of signal was 74 % in the case of the Two-phase Buck, and 82.5% with the Floating Two-phase Buck. The output power processed was around 19 W. Both efficiencies were calculated without taking into account the driver losses. In the case of the floating Two-phase buck the efficiency measurement was carried out taking into account the voltage sources V g f loat , V g2 and V g1 . Between the two topologies presented here, the Floating Two-phase Buck converter presents higher efficiency at the cost of a slightly more complex hardware and control. Its main drawback is the necessity of multiple power supplies to generate the offset levels. On the other hand, the Two-phase Buck converter is more simple from the hardware and software point of view.
In summary, these converters are capable to deal with the envelope of a WCDMA signal with a good efficiency. So they are good canditates to act as an envelope amplifiers in envelope tracking applications.
